Differences between revisions 1 and 6 (spanning 5 versions)

International IEEE Symposium on Field-Programmable Custom Computing Machines

Best Papers

2010	Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence	IEEE Xplore link
2010	Hardware Acceleration of Approximate Tandem Repeat Detection	IEEE Xplore link
2011	Multilevel Granularity Parallelism Synthesis on FPGAs	IEEE Xplore link
2012	Hardware Acceleration of Short Read Mapping	IEEE Xplore link
2013	Parallel Computation of Skyline Queries	IEEE Xplore link
2014	Speeding Up FPGA Placement: Parallel Algorithms and Methods	IEEE Xplore link
2015	Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs

Audience choice for best presentation

2011

HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping

IEEE Xplore link

To date, only awarded in 2011.

-  ⇤ ← Revision 1 as of 2014-03-09 03:52:42 → 
  Size: 484
  Editor: AndreDeHon
  Comment: initialize (without links)
+   ← Revision 6 as of 2015-05-06 14:42:42 → ⇥
  Size: 1392
  Editor: AndreDeHon
  Comment: add FcCM 2015 best paper winner (no Xplorer link, yet)
-Deletions are marked like this.
+Additions are marked like this.
 Line 5:
-    ||2010|| ||
    ||2011||Multilevel Granularity Parallelism Synthesis on FPGAs||
    ||2012||Hardware Acceleration of Short Read Mapping||
    ||2013||Parallel Computation of Skyline Queries||
+    ||2010||Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence||[[http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=5474066|IEEE Xplore link]]||
    ||2010||Hardware Acceleration of Approximate Tandem Repeat Detection||[[http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=5474065|IEEE Xplore link]]||
    ||2011||Multilevel Granularity Parallelism Synthesis on FPGAs||[[http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5771270|IEEE Xplore link]]||
    ||2012||Hardware Acceleration of Short Read Mapping||[[http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6239809|IEEE Xplore link]]||
    ||2013||Parallel Computation of Skyline Queries||[[http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6545986|IEEE Xplore link]]||
    ||2014||Speeding Up FPGA Placement: Parallel Algorithms and Methods||[[http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6861622|IEEE Xplore link]]||
    ||2015||Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs|| ||
-Line 12:
+Line 15:
-    ||2011||HMFlow: Accelerating FPGA Compilation with Hard Macros for   Rapid Prototyping||
+    ||2011||HMFlow: Accelerating FPGA Compilation with Hard Macros for   Rapid Prototyping||[[http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=5771262|IEEE Xplore link]]||