Differences between revisions 10 and 11
Revision 10 as of 2018-05-01 23:06:18
Size: 2074
Editor: AndreDeHon
Comment: insert 2018 best papers
Revision 11 as of 2018-05-05 22:48:45
Size: 2202
Editor: AndreDeHon
Comment: add 2017 links
Deletions are marked like this. Additions are marked like this.
Line 12: Line 12:
    ||2016 (long)||KAPow: A System Identification Approach to Online Per-module Power Estimation in FPGA Designs ||  ||
    ||2016 (short)||GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator||  ||
    ||2016 (long)||KAPow: A System Identification Approach to Online Per-module Power Estimation in FPGA Designs ||[[https://ieeexplore.ieee.org/document/7544748/|IEEE Xplore link]]||
    ||2016 (short)||GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator||[[https://ieeexplore.ieee.org/document/7544735/|IEEE Xplore link]]||

International IEEE Symposium on Field-Programmable Custom Computing Machines

Best Papers

  • 2010

    Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence

    IEEE Xplore link

    2010

    Hardware Acceleration of Approximate Tandem Repeat Detection

    IEEE Xplore link

    2011

    Multilevel Granularity Parallelism Synthesis on FPGAs

    IEEE Xplore link

    2012

    Hardware Acceleration of Short Read Mapping

    IEEE Xplore link

    2013

    Parallel Computation of Skyline Queries

    IEEE Xplore link

    2014

    Speeding Up FPGA Placement: Parallel Algorithms and Methods

    IEEE Xplore link

    2015

    Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs

    IEEE Xplore link

    2016 (long)

    KAPow: A System Identification Approach to Online Per-module Power Estimation in FPGA Designs

    IEEE Xplore link

    2016 (short)

    GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator

    IEEE Xplore link

    2017 (long)

    High-Performance Hardware Merge Sorter

    2017 (short)

    Evaluating Rapid Application Development with Python for Heterogeneous Processor-based FPGAs

    2018 (long)

    ReBNet: Residual Binarized Neural Network

    2018 (short)

    Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning

Audience choice for best presentation

  • 2011

    HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping

    IEEE Xplore link

    To date, only awarded in 2011.

FCCMBest (last edited 2022-05-23 20:54:24 by AndreDeHon)