Differences between revisions 15 and 16
Revision 15 as of 2019-05-03 19:30:16
Size: 2655
Editor: AndreDeHon
Comment: add link 2018 short
Revision 16 as of 2020-05-08 18:40:56
Size: 2767
Editor: AndreDeHon
Comment: add 2020 winner (no short paper winner this year)
Deletions are marked like this. Additions are marked like this.
Line 20: Line 20:
    ||2020 (long)||Comparison of Arithmetic Number Formats for Inference in Sum-Product Networks on FPGAs|| ||

International IEEE Symposium on Field-Programmable Custom Computing Machines

Best Papers

  • 2010

    Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence

    IEEE Xplore link

    2010

    Hardware Acceleration of Approximate Tandem Repeat Detection

    IEEE Xplore link

    2011

    Multilevel Granularity Parallelism Synthesis on FPGAs

    IEEE Xplore link

    2012

    Hardware Acceleration of Short Read Mapping

    IEEE Xplore link

    2013

    Parallel Computation of Skyline Queries

    IEEE Xplore link

    2014

    Speeding Up FPGA Placement: Parallel Algorithms and Methods

    IEEE Xplore link

    2015

    Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs

    IEEE Xplore link

    2016 (long)

    KAPow: A System Identification Approach to Online Per-module Power Estimation in FPGA Designs

    IEEE Xplore link

    2016 (short)

    GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator

    IEEE Xplore link

    2017 (long)

    High-Performance Hardware Merge Sorter

    IEEE Xplore link

    2017 (short)

    Evaluating Rapid Application Development with Python for Heterogeneous Processor-based FPGAs

    IEEE Xplore link

    2018 (long)

    ReBNet: Residual Binarized Neural Network

    IEEE Xplore link

    2018 (short)

    Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning

    IEEE Xplore link

    2019 (long)

    Templatised soft floating-point for High-Level Synthesis

    2019 (short)

    Yosys+nextpnr: an Open Source Framework from Verilog to Bitstream for Commercial FPGAs

    2020 (long)

    Comparison of Arithmetic Number Formats for Inference in Sum-Product Networks on FPGAs

Audience choice for best presentation

  • 2011

    HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping

    IEEE Xplore link

    To date, only awarded in 2011.

FCCMBest (last edited 2022-05-23 20:54:24 by AndreDeHon)