


## **FPGA 2032 Roadmap : A Personal Perspective**

# Learn from Yesterday

# <u>2012</u>







# Blackberry

Courtesy : Don McMillan



# Learn from Yesterday

# <u>2012</u>



<u>1972</u>




**Cell Phone** 

Courtesy : Don McMillan




# Silicon Roadmap



**EXILINX**.

#### Interconnect

- Growing gap between number of logic gates and I/O
  Technology scaling favors logic density




15x drop in I/O-to-logic ratio by 2020



## What Does 2.5D and 3D Buy Us?

- Connectivity
- Capacity
  Crossovers






### 3D versus 2.5D

	3D	2.5D
Design Flow	New Co-Design	Evolutionary
Device impact	Stress	None
Cost	High	65nm Interposer
Thermal	Challenging	Evolutionary
Testing	New Methods	Evolutionary
Reliability	Challenging	Evolutionary




Copyright 2012 Xilinx

### **2.5D and 3D Interconnect**



Copyright 2012 Xilinx


## **Optical Interconnect**



2012	2015	2020	




# **ASIC Use Model**



System design (fun	ction to microar	chitecture)		
Per 5kLC core	1	man-week		
New core creation (	(5kLC cores)			
Design	· · · · · · · · · · · · · · · · · · ·	man-weeks		
Verification	30	man-weeks		
Total	45	man-weeks		
3rd-party Core Re-ι	use (per core)			
Assessment		man-weeks		
Verification	15	man-weeks		
Total	22.5	man-weeks		
Legacy core port to new device (per core)				
Port		man-weeks		
Re-verify	1	man-weeks		
Total	1.5	man-weeks		
Final system integra	ation & verificati	on (per core)		
Core integration		man-weeks		
System verification	1	man-weeks		
Total	15	man-weeks		




# Model of FPGA HW customer design effort




**£** XILINX。

### SW Use Model: FPGA and Multi-core ASSP






### **Need for Design Tools**





#### The Programmable Processing Platform A heterogeneous multicore



#### Application processors


- Hard core and soft core
- External and embedded
- Caches and large memory space
- Unified shared memory
- Full OS support

#### Streaming micro-engines

- Configurable (soft) vector cores
- Tiny memory footprint
- Many, distributed, memories
- Compute kernels, no OS
- Fixed function datapaths
  - C to Gates generated
  - HDL coded
  - Library IP component

# FPGAs provide a rich set of mapping options for complex algorithms and communication patterns


# **Parallel Programming**



#### **Application Level Programming of Heterogeneous Multi-core**



# **The Design Stack**



Time

**EXILINX** 

Focus R&D on Core Competencies

# Conclusions: 2032 FPGA

• Silicon Technology Roadmap continues

Challenges : Variability, Fault tolerance, Power limited, Cost

• 2.5 D and 3 D essential

Opportunity : Connectivity, Capacity, Heterogeneity

- HW Design Methods handle complexity
  - Re-Use
  - Modular Design Flow/Architecture + 10 min 1M LC P&R
  - 33% utilization : dark silicon/fault tolerance
- Software Use Model
  - Parallel programming
  - Heterogeneous Multi-core
  - Solve Timing Closure



# The Singularity



