|
Size: 223
Comment: setup…just placeholder
|
Size: 1054
Comment: sessions 2 and 3
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 7: | Line 7: |
| * [[attachment:p9.pdf|placeholder]] | * [[attachment:session1_1.pptx|Fast and Effective Placement and Routing Directed High-Level Synthesis for FPGAs]] * [[attachment:session1_2.ppt|Optimizing Effective Interconnect Capacitance for FPGA Power Reduction]] * [[attachment:session1_3.pptx|Towards Interconnect-Adaptive Packing for FPGAs]] * [[attachment:session1_4.pdf|Rent’s Rule Based FPGA Packing for Routability Optimization]] * Modular Multi-ported SRAM-based Memories * Revisiting And-Inverter Cones * [[attachment:session2_3.pptx|Scalable Multi-Access Flash Store for Big Data Analytics]] * Dynamic Voltage & Frequency Scaling with Online Slack Measurement * [[attachment:session3_2.pdf|CAD and Routing Architecture for Interposer-Based Multi-FPGA Systems]] * [[attachment:seesion3_3.pdf|Memory Block Based Scan-BIST Architecture for Application-Dependent FPGA Testing]] |
2014 International Symposium on Field-Programmable Gate Arrays
Talk Slides
These are slides from talks given at the 2014 ISFPGA Conference.
Fast and Effective Placement and Routing Directed High-Level Synthesis for FPGAs
Optimizing Effective Interconnect Capacitance for FPGA Power Reduction
- Modular Multi-ported SRAM-based Memories
- Revisiting And-Inverter Cones
Dynamic Voltage & Frequency Scaling with Online Slack Measurement
CAD and Routing Architecture for Interposer-Based Multi-FPGA Systems
Memory Block Based Scan-BIST Architecture for Application-Dependent FPGA Testing