|
Size: 1054
Comment: sessions 2 and 3
|
Size: 1054
Comment: fix session 3.3
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 16: | Line 16: |
| * [[attachment:seesion3_3.pdf|Memory Block Based Scan-BIST Architecture for Application-Dependent FPGA Testing]] | * [[attachment:session3_3.pdf|Memory Block Based Scan-BIST Architecture for Application-Dependent FPGA Testing]] |
2014 International Symposium on Field-Programmable Gate Arrays
Talk Slides
These are slides from talks given at the 2014 ISFPGA Conference.
Fast and Effective Placement and Routing Directed High-Level Synthesis for FPGAs
Optimizing Effective Interconnect Capacitance for FPGA Power Reduction
- Modular Multi-ported SRAM-based Memories
- Revisiting And-Inverter Cones
Dynamic Voltage & Frequency Scaling with Online Slack Measurement
CAD and Routing Architecture for Interposer-Based Multi-FPGA Systems
Memory Block Based Scan-BIST Architecture for Application-Dependent FPGA Testing