|
Size: 413
Comment: initial table attempt (add urls on second pass)
|
Size: 1217
Comment: Add 2018, add ACM DL link for 2017
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| = Best Papers from the International Symposium on Field-Programmable Gate Arrays = | = International Symposium on Field-Programmable Gate Arrays = = Best Papers = |
| Line 3: | Line 4: |
| ||2011||CoRAM: an in-fabric memory architecture for FPGA-based computing|| ||2012||Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones|| ||2013||Polyhedral-Based Data Reuse Optimization for Configurable Computing|| ||2014||Optimizing Effective Interconnect Capacitance for FPGA Power Reduction|| |
||2011||CoRAM: an in-fabric memory architecture for FPGA-based computing||[[http://dl.acm.org/citation.cfm?id=1950435|ACM DL Link]]|| ||2012||Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones||[[http://dl.acm.org/citation.cfm?id=2145715|ACM DL Link]]|| ||2013||Polyhedral-Based Data Reuse Optimization for Configurable Computing||[[http://dl.acm.org/citation.cfm?id=2435273|ACM DL Link]]|| ||2014||Optimizing Effective Interconnect Capacitance for FPGA Power Reduction||[[http://dl.acm.org/citation.cfm?id=2554788|ACM DL Link]]|| ||2015||Take the Highway: Design for Embedded NoCs on FPGAs||[[http://dl.acm.org/citation.cfm?id=2689074|ACM DL Link]]|| ||2016||FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures||[[http://dl.acm.org/citation.cfm?id=2847280|ACM DL Link]]|| ||2017||ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA||[[http://dl.acm.org/citation.cfm?id=3021745|ACM DL Link]]|| ||2018||FASTCF: FPGA-based Accelerator for Stochastic-Gradient-Descent-based Collaborative Filtering||[[http://dl.acm.org/citation.cfm?id=3174252|ACM DL Link]]|| |
International Symposium on Field-Programmable Gate Arrays
Best Papers
2011 |
CoRAM: an in-fabric memory architecture for FPGA-based computing |
|
2012 |
Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones |
|
2013 |
Polyhedral-Based Data Reuse Optimization for Configurable Computing |
|
2014 |
Optimizing Effective Interconnect Capacitance for FPGA Power Reduction |
|
2015 |
Take the Highway: Design for Embedded NoCs on FPGAs |
|
2016 |
FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures |
|
2017 |
ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA |
|
2018 |
FASTCF: FPGA-based Accelerator for Stochastic-Gradient-Descent-based Collaborative Filtering |