Differences between revisions 2 and 3
Revision 2 as of 2014-03-09 03:45:35
Size: 409
Editor: AndreDeHon
Comment:
Revision 3 as of 2014-03-11 21:07:27
Size: 645
Editor: AndreDeHon
Comment: adding paper links
Deletions are marked like this. Additions are marked like this.
Line 4: Line 4:
||2011||CoRAM: an in-fabric memory architecture for FPGA-based computing||
||2012||Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones||
||2013||Polyhedral-Based Data Reuse Optimization for Configurable Computing||
||2014||Optimizing Effective Interconnect Capacitance for FPGA Power Reduction||
||2011||CoRAM: an in-fabric memory architecture for FPGA-based computing||[[http://dl.acm.org/citation.cfm?id=1950435|ACM DL Link]]||
||2012||Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones||[[http://dl.acm.org/citation.cfm?id=2145715|ACM DL Link]]||
||2013||Polyhedral-Based Data Reuse Optimization for Configurable Computing||[[http://dl.acm.org/citation.cfm?id=2435273|ACM DL Link]]||
||2014||Optimizing Effective Interconnect Capacitance for FPGA Power Reduction||[[http://dl.acm.org/citation.cfm?id=2554788|ACM DL Link]]||

International Symposium on Field-Programmable Gate Arrays

Best Papers

2011

CoRAM: an in-fabric memory architecture for FPGA-based computing

ACM DL Link

2012

Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones

ACM DL Link

2013

Polyhedral-Based Data Reuse Optimization for Configurable Computing

ACM DL Link

2014

Optimizing Effective Interconnect Capacitance for FPGA Power Reduction

ACM DL Link

FPGABest (last edited 2023-02-15 02:13:02 by AndreDeHon)