1332
Comment: add 2019
|
1477
add 2020 best paper
|
Deletions are marked like this. | Additions are marked like this. |
Line 13: | Line 13: |
||2020||Buffer Placement and Sizing for High-Performance Dataflow Circuits||[[https://dl.acm.org/doi/abs/10.1145/3373087.3375314ACM DL Link]]|| |
International Symposium on Field-Programmable Gate Arrays
Best Papers
2011 |
CoRAM: an in-fabric memory architecture for FPGA-based computing |
|
2012 |
Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones |
|
2013 |
Polyhedral-Based Data Reuse Optimization for Configurable Computing |
|
2014 |
Optimizing Effective Interconnect Capacitance for FPGA Power Reduction |
|
2015 |
Take the Highway: Design for Embedded NoCs on FPGAs |
|
2016 |
FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures |
|
2017 |
ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA |
|
2018 |
FASTCF: FPGA-based Accelerator for Stochastic-Gradient-Descent-based Collaborative Filtering |
|
2019 |
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing |
|
2020 |
Buffer Placement and Sizing for High-Performance Dataflow Circuits |
https://dl.acm.org/doi/abs/10.1145/3373087.3375314ACM DL Link |