

Near-V_t RRAM-based FPGA

Opportunity for Low-Power Computing

Xifan Tang

Pierre-Emmanuel Gaillardon and Giovanni De Micheli

Dec. 12th, 2014

International Conference on Field Programmable
Technology (ICFPT) , Shanghai



Motivation

▲ Challenges

- ▽ Tight power budget
- ▽ Heavy routing architecture
- ▽ Volatility



▲ Key Contributions

- ▽ Study Near-Vt RRAM-based FPGA
- ▽ Size the transistors in RRAM-based FPGA




Resistive Random Access Memory (RRAM)

▲ Non-volatile



▲ Low/High Resistance States(LRS/HRS)



Part I: Near-Vt RRAM-based FPGA




▲ SRAM → NV-SRAM
▲ MUX → NV-MUX



[1] I. Kazi et al., Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based
[2] P. V. G. G. et al., Design of a Generic Non-Volatile Logic Element for Near-Voltage
FPGAs, IEEE/IFIP Int. Conf. on VLSI-SoC, 2012, pp. 94-98.

Impact of Vdd on RRAM Routing Elements

Multiplexer: RRAM vs. SRAM



RRAM parameters: [1]

$$R_{on} = 1 \text{ k}\Omega,$$

$$R_{off} = 1 \text{ M}\Omega.$$

▲ High performance

▲ Power reduction


▲ Area-saving

$$V_{prog} \downarrow = R_{on} \cdot I_{prog} \downarrow = R_{on} \cdot W_{prog} \downarrow I_d$$

[1] D. Sacchetto *et al.*, *Application of Multi-Terminal Memristive Devices: A Review*, IEEE CAS Magazine, Vol. 13, No. 2, pp. 23-41.

Near-V_t RRAM-based FPGA

- ▲ Methodology: VTR flow.
- ▲ Baseline Architecture: K=6, N=10, I=33, UMC 180nm Technology





Part II: Transistor Sizing

▲ Non-negligible programming transistor size



▽ Area Overhead

▽ Parasitic Capacitance



Transistor Sizing

RC Modeling




Elmore Delay

$$\tau = \sum_{i=0}^n R_i \sum_{j=i}^n C_j$$

$$= R_{\min} C_{\min} + \frac{R_{\min}}{W_{\text{inv}}} C_L$$

$$+ (2n+1) \frac{R_{\min}}{W_{\text{inv}}} W_{\text{prog}} C_{\text{off}} + n \cdot R_{\text{on}} C_L$$

$$+ n^2 R_{\text{on}} W_{\text{prog}} C_{\text{off}}$$




Optimal W_{prog}

$$W_{\text{prog,opt}} = \sqrt{\frac{n V_{\text{prog}} C_L W_{\text{inv}}}{(2n+1) I_d R_{\min} C_{\text{off}}}}$$


Impact of Supply Voltage

$$V_{prog} \propto V_{dd}$$

$$W_{prog,opt} = \sqrt{\frac{nV_{prog}C_LW_{inv}}{(2n+1)I_dR_{min}C_{off}}}$$




RRAM-based 32-input Multiplexer



Near- V_T produces even better delay with smaller transistor !

Study MUXes in FPGA

$$W_{prog,opt} = \sqrt{\frac{nV_{prog}C_LW_{inv}}{(2n+1)I_dR_{min}C_{off}}}$$



▲ Impact of n

$$n \uparrow W_{prog,opt} \uparrow$$


▲ Impact of C_L

$$C_L \uparrow W_{prog,opt} \uparrow$$

RRAM MUXes in FPGA need to be non-uniformly sized!

Sized Near-Vt RRAM FPGA

- ▲ Methodology: VTR flow.
- ▲ Baseline Architecture: K=6, N=10, I=33, UMC 180nm Technology



Conclusion

- ▲ Contribution I: Near-Vt RRAM-based FPGA
 - ▽ a low-power circuit without performance degradation
- ▲ Contribution II: Improved area efficiency
 - ▽ Non-uniformly sized routing transistors

Q&A !
Thanks.