|
Size: 28
Comment:
|
Size: 3714
Comment: mark best paper
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| FPT 2015 Conference Slides | == Keynotes == [[attachment:ensor_keynote.pdf|Andrew Ensor, Technologies for the Square Kilometre Array project]]<<BR>> [[attachment:dehon_keynote.pdf|Andre DeHon, Understanding and Exploiting the Energy advantages of Field-Programmable Technologies]]<<BR>> [[attachment:betz_keynote.pptx|Vaughn Betz, The Case for Embedding Networks-on-Chip in FPGA Architectures]]<<BR>> == Papers == [[attachment:ana_carry-chain-vtr.pptx |Improved Carry Chain Mapping for the VTR Flow]]<<BR>> [[attachment:andreas_sql.pdf |A Co-Design Approach for Accelerated SQL Query Processing via FPGA-based Data Filtering]]<<BR>> [[attachment:atasu_leftmost-regex.pdf |Leftmost Longest Regular Expression Matching in Reconfigurable Logic]]<<BR>> [[attachment:bitar_pp-noc.pptx |Packet Processing with a NoC-Enhanced FPGA]]<<BR>> [[attachment:choi_hls-threads.pdf |Resource and Memory Management Techniques for the High-Level Synthesis of Software Threads into Parallel FPGA Hardware]]<<BR>> [[attachment:chow_opencl-pipes.pdf |Exploring Pipe Implementations using an OpenCL Framework for FPGAs]]<<BR>> [[attachment:dehon_space-time.pdf |Energy Minimization in the Time-Space Continuum]] ('''best paper''')<<BR>> [[attachment:elias_commercial-vs-academic.pdf|Analyzing the Divide between FPGA Academic and Commercial Results]]<<BR>> [[attachment:fraser_knlms.pdf |A Fully Pipelined Kernel Normalised Least Mean Squares Processor For Accelerated Parameter Optimisation]]<<BR>> [[attachment:goeders_debug-hls.pdf |Using Round-Robin Tracepoints to Debug Multithreaded HLS Circuits on FPGAs]]<<BR>> [[attachment:harrison_eqnreason.pdf |Provably Correct Development of Reconfigurable Hardware Designs via Equational Reasoning]]<<BR>> [[attachment:hayden_cell.pdf |Accerated Cell Imaging and Classification on FPGAs for Quantitative-phase Asymmetric-detection Time-stretch Optical Microscopy]]<<BR>> [[attachment:hayden_quickdough.pdf |QuickDough:A Rapid FPGA Loop Accelerator Design Framework Using Soft CGRA Overlay]]<<BR>> [[attachment:jasmina_opencl-streams.pdf |OpenCL Library of Stream Memory Components Targeting FPGAs]]<<BR>> [[attachment:leong_braiding.pdf |Braiding: a Scheme for Resolving Hazards in NORMA]]<<BR>> [[attachment:mengyuan_slam.pptx |An FPGA-based Real-time Simultaneous Localization and Mapping System]]<<BR>> [[attachment:murray_hetris.pdf |HETRIS: Adaptive Floorplanning for Heterogeneous FPGAs]]<<BR>> [[attachment:rodionov_auto-topo.pptx |Automatic FPGA System and Interconnect Construction with Multicast and Customizable Topology]]<<BR>> [[attachment:shuanglong_mcmc.pdf |An Exact MCMC Accelerator Under Custom Precision]]<<BR>> [[attachment:size_random-tree.pptx |Hardware Design of a Fast, Parallel Random Tree Path Planner]]<<BR>> [[attachment:swathi_behav-hls.pptx |Behavioral-Level IP Integration in High-Level Synthesis]]<<BR>> [[attachment:swathi_jit-trace.pptx |JIT Trace-based Verification in High-Level Synthesis]]<<BR>> [[attachment:wang_fault-soc.pdf |An Adaptive Cross-Layer Fault Recovery Solution for Reconfigurable SoCs]]<<BR>> [[attachment:winterstein_custom-cache.pdf |Custom-Sized Caches in Application-Specific Memory Hierarchies]]<<BR>> [[attachment:yubin_hadoop.pptx |A Self-aware Data Compression System on FPGA in Hadoop]]<<BR>> [[attachment:zhang_cordic.pptx |FPGA Implementation of Low-Power and High-PSNR DCT/IDCT Architecture based on Adaptive Recoding CORDIC]]<<BR>> <<BR>> |
Keynotes
Andrew Ensor, Technologies for the Square Kilometre Array project
Andre DeHon, Understanding and Exploiting the Energy advantages of Field-Programmable Technologies
Vaughn Betz, The Case for Embedding Networks-on-Chip in FPGA Architectures
Papers
Improved Carry Chain Mapping for the VTR Flow
A Co-Design Approach for Accelerated SQL Query Processing via FPGA-based Data Filtering
Leftmost Longest Regular Expression Matching in Reconfigurable Logic
Packet Processing with a NoC-Enhanced FPGA
Resource and Memory Management Techniques for the High-Level Synthesis of Software Threads into Parallel FPGA Hardware
Exploring Pipe Implementations using an OpenCL Framework for FPGAs
Energy Minimization in the Time-Space Continuum (best paper)
Analyzing the Divide between FPGA Academic and Commercial Results
A Fully Pipelined Kernel Normalised Least Mean Squares Processor For Accelerated Parameter Optimisation
Using Round-Robin Tracepoints to Debug Multithreaded HLS Circuits on FPGAs
Provably Correct Development of Reconfigurable Hardware Designs via Equational Reasoning
Accerated Cell Imaging and Classification on FPGAs for Quantitative-phase Asymmetric-detection Time-stretch Optical Microscopy
QuickDough:A Rapid FPGA Loop Accelerator Design Framework Using Soft CGRA Overlay
OpenCL Library of Stream Memory Components Targeting FPGAs
Braiding: a Scheme for Resolving Hazards in NORMA
An FPGA-based Real-time Simultaneous Localization and Mapping System
HETRIS: Adaptive Floorplanning for Heterogeneous FPGAs
Automatic FPGA System and Interconnect Construction with Multicast and Customizable Topology
An Exact MCMC Accelerator Under Custom Precision
Hardware Design of a Fast, Parallel Random Tree Path Planner
Behavioral-Level IP Integration in High-Level Synthesis
JIT Trace-based Verification in High-Level Synthesis
An Adaptive Cross-Layer Fault Recovery Solution for Reconfigurable SoCs
Custom-Sized Caches in Application-Specific Memory Hierarchies
A Self-aware Data Compression System on FPGA in Hadoop
FPGA Implementation of Low-Power and High-PSNR DCT/IDCT Architecture based on Adaptive Recoding CORDIC