Keynotes
Andrew Ensor [Technologies for the Square Kilometre Array project]ensor_keynote.pdf Andre DeHon [Understanding and Exploiting the Energy advantages of Field-Programmable Technologies](./dehon_key note.pdf) Vaughn Betz [The Case for Embedding Networks-on-Chip in FPGA Architectures](./betz_keynote.pptx)
Papers
[Improved Carry Chain Mapping for the VTR Flow](./ana_carry-chain-vtr.pptx) | [A Co-Design Approach for Accelerated SQL Query Processing via FPGA-based Data Filtering](./andreas_sql.pdf) | [Leftmost Longest Regular Expression Matching in Reconfigurable Logic](./atasu_leftmost-regex.pdf) | [Packet Processing with a NoC-Enhanced FPGA](./bitar_pp-noc.pptx) | [Resource and Memory Management Techniques for the High-Level Synthesis of Software Threads into Parallel FPGA Hardware](./choi_hls-threads.pdf) | [Exploring Pipe Implementations using an OpenCL Framework for FPGAs](./chow_opencl-pipes.pdf) | [Energy Minimization in the Time-Space Continuum](./dehon_space-time.pdf) | [Analyzing the Divide between FPGA Academic and Commercial Results](./elias_commercial-vs-academic.pdf) | [A Fully Pipelined Kernel Normalised Least Mean Squares Processor For Accelerated Parameter Optimisation](./fra ser_knlms.pdf) | [Using Round-Robin Tracepoints to Debug Multithreaded HLS Circuits on FPGAs](./goeders_debug-hls.pdf) | [Provably Correct Development of Reconfigurable Hardware Designs via Equational Reasoning](./harrison_eqnreason .pdf) | [Accerated Cell Imaging and Classification on FPGAs for Quantitative-phase Asymmetric-detection Time-stretch Op tical Microscopy](./hayden_cell.pdf) | [QuickDough:A Rapid FPGA Loop Accelerator Design Framework Using Soft CGRA Overlay](./hayden_quickdough.pdf) | [OpenCL Library of Stream Memory Components Targeting FPGAs](./jasmina_opencl-streams.pdf) | [Braiding: a Scheme for Resolving Hazards in NORMA](./leong_braiding.pdf) | [An FPGA-based Real-time Simultaneous Localization and Mapping System](./mengyuan_slam.pptx) | [HETRIS: Adaptive Floorplanning for Heterogeneous FPGAs](./murray_hetris.pdf) | [Automatic FPGA System and Interconnect Construction with Multicast and Customizable Topology](./rodionov_auto- topo.pptx) | [An Exact MCMC Accelerator Under Custom Precision](./shuanglong_mcmc.pdf) | [Hardware Design of a Fast, Parallel Random Tree Path Planner](./size_random-tree.pptx) | [Behavioral-Level IP Integration in High-Level Synthesis](./swathi_behav-hls.pptx) | [JIT Trace-based Verification in High-Level Synthesis](./swathi_jit-trace.pptx) | [An Adaptive Cross-Layer Fault Recovery Solution for Reconfigurable SoCs](./wang_fault-soc.pdf) | [Custom-Sized Caches in Application-Specific Memory Hierarchies](./winterstein_custom-cache.pdf) | [A Self-aware Data Compression System on FPGA in Hadoop](./yubin_hadoop.pptx) | [FPGA Implementation of Low-Power and High-PSNR DCT/IDCT Architecture based on Adaptive Recoding CORDIC](./zhan g_cordic.pptx)